In this paper we are presenting the power analysis for thermal awareness of different counters. The technique we are using to do the analysis is based on 28 nm FPGA technique. In this work during implementation on 
Introduction
Thermal aware design is currently gaining importance in VLSI research field. Ambient temperature plays an essential role in thermal analysis. Ambient temperature is the temperature of surroundings. Temperature creates a significant effect on leakage power dissipation. In this work we are observing the reduction in leakage power at different ambient temperature. Leakage power is the power dissipation that increases with increase in ambient temperature. In this paper we had done analysis of 5 different counters at different ambient temperature and observed the power reduction. System is designed using FPGAs which are semiconductor devices that can be reprogrammed according to requirements of user. FPGA consists of configurable logic blocks known as CLBs which are connected via interconnects that are programmable. A synchronous counter which counts up when provided high input and counts down when provided low input. Reset pin is used for resetting the current value to initial value as shown in Figure 1 . Up down modes have the same priority list and only one can be use at the same time. 
A. Up Down Counter

Related Work
Scaling of temperature, voltage and capacitance is one of the effective energy efficient techniques on available for FPGA based design. Power optimization of Semiconductor Laser Driver is done using Voltage Scaling techniques [1] . Similar voltage scaling techniques also used in design of Mobile Battery Charge Controller Sensor on FPGA [8] . Whereas, our work is based on thermal scaling. Low Voltage Complementary Metal Oxide Semiconductor is used to make Internet of Things Enable Energy Efficient RAM Design on both 40nm and 65nm FPGA [2] . We are also using LVCMOS18 as a default IO standard on our FPGA. Other than LVCMOS, there are many other IO Standard like HSTL is used to design Energy Efficient Multiplier Design on 28nm FPGA [3] . CTHS is combination of four energy efficient technique mainly Capacitance scaling, Thermal scaling, HSTL and SSTL [4] . These combination is used design Energy Efficient Thermal Aware Image ALU on FPGA [4] . Our counter is thermal aware and energy efficient as thermal aware and energy efficient design for security on FPGA in [5] . In our work, we are also using assumption and techniques used in Energy Efficient and Thermal Aware Object Tracking on FPGA [6] . If a design use less power then it should be portable also as [7] propose a design of portable ALU Design on FPGA. Energy Efficient Design and Implementation of ALU on 40-nm FPGA is done using different techniques [9] . Clock Gating is used to reduce clock power dissipation and dynamic power dissipation too [10] . 
Conclusion
We can now conclude that of all the counters, Divide by 2 counter is best suited counter that is thermal aware energy efficient counter whose leakage power reduction is 90.36% when temperature falls from 120 o C to 10 o C whereas LFSR up counter is the counter whose leakage power reduction is lowest from all the counters mentioned above that is 49.61% when ambient temperature falls from 120 o C to 10 o C. Leakage power is directly proportional to temperature.
Future Scope
In this we are doing analysis on 28nm FPGA technique but in future we can also work on 20nm FPGA, 15nm FPGA, 7nm FPGA technique. In this work, we have taken range of ambient temperature is 10 o C to 120 o C, there is future scope to broad the range of
